CPU Performance Architect, Platform Architecture
At Apple's Cambridge CPU Platform Architecture team, you'll define and optimize the CPU memory subsystem (cache, prefetching, latency tolerance) for next-generation iPhone, iPad, Mac, and server chips. Day to day you analyze single- and multi-threaded workloads, identify performance bottlenecks, and validate microarchitecture ideas through simulation using C/C++ and Python/Perl.
- Compensation
- Not disclosed
- Location
- Beaverton
- Work setup
- Not specified
- Seniority
- Not specified
- Employment
- Not specified
- Experience
- Not specified
- Category
- Architecture
- Posted
Skills
Must have
- BS degree
- Experience in CPU and SoC architecture and micro-architecture
- Experience with performance simulation environments
- Object-oriented programming experience in C/C++
- Experience in a scripting language such as Perl or Python
Nice to have
- Knowledge of memory latency tolerance techniques or other CPU memory subsystem aspects (e.g. prefetching, caching policies)
- 20+ years of relevant industry experience
- MS or PhD in Electrical or Computer Engineering or Computer Science
- Understanding of common data structures and algorithms
- Familiarity with SIMD, vector, or accelerator architectures
- Familiarity with MP performance
- Comfortable in an environment of uncertainty and able to navigate ambiguities
- Experience in a research-driven environment
Full description
The CPU Platform Architecture team is responsible for pushing the boundaries of both single-threaded and multi-threaded CPU performance, to enhance the user experience of many Apple products. The team is composed of experts with deep experience in microarchitecture, ISA definition, performance modeling, power modeling, and workload analysis. We are seeking a highly motivated, innovative, and confident individual to join the CPU Platform Architecture team to help drive advanced exploration for next-generation iPhone, iPad, Mac, and server CPU designs.
As a CPU Performance Architect with a focus on the memory subsystem, you will be part of a team that is defining and optimizing CPU and cache micro-architecture. Working collaboratively, you will seek out areas of the design for improvement by identifying performance bottlenecks and evaluate ideas to address them. You will engage with experienced CPU and SoC designers in micro-architecture and RTL to assess the feasibility of ideas through modeling, refine ideas and model correlation, and seed new ideas. The role requires the analysis of single-threaded and multi-threaded workloads across existing and new product categories to identify bottlenecks and opportunities for improvement. We collaborate as a larger CPU architecture and performance team to maintain and improve the simulation environment to enable data-driven decisions and always look for ways to boost the productivity of the entire team.
Minimum Qualifications
- BS degree
- Experience in CPU and SOC architecture and micro-architecture
- Experience with performance simulation environments
- Object-oriented programming experience in C/C++
- Experience in a scripting language such as Perl or Python
Preferred Qualifications
- Knowledge of memory latency tolerance techniques or other aspects of CPU memory subsystem (i.e. prefetching, caching policies)
- 20+ years of relevant industry experience
- MS or PhD in Electrical or Computer Engineering or Computer Science
- Understanding of common data structures and algorithms
- Familiarity with SIMD, vector, or accelerator architectures
- Familiarity with MP performance
- Comfortable in an environment of uncertainty and able to navigate through ambiguities
- Experience in a research-driven environment