Design Verification Engineer
Contract Design Verification Engineer verifying advanced CPU/GPU-based SOCs for Omnicom Production's worldwide clients, using SystemVerilog/UVM testbenches to build test plans, directed/random tests, and functional coverage, and to debug regressions. Projects span AI/ML, processor fabrics, ASICs, aerospace FPGAs, medical electronics, and RISC-V/ARM SoCs.
- Compensation
- Not disclosed
- Location
- Toponas, Colorado, United States
- Work setup
- Remote
- Seniority
- Not specified
- Employment
- Contract
- Experience
- Not specified
- Category
- Design
- Posted
Skills
Must have
- 3+ years of proven verification experience in a hardware development setting
- Strong background in SystemVerilog and UVM verification methodologies
- Strong debug skills and experience with debug tools such as DVE/Verdi
- Proficiency in Object Oriented programming, computer architecture and data structures
- Strong analytical/problem solving skills and pronounced attention to details
- Strong interpersonal and communication skills
- Must be comfortable working across geographies
- Bachelor or Master's in Electrical Engineering, Computer Engineering, or Computer Science
Nice to have
- Experience architecting/developing verification environments and infrastructure, including scripting with Perl, Ruby, Make, or similar
- Experience in related domains such as formal verification, RTL design, or software development
Full description
##
Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits?
Omnicom Production is currently seeking talented Verification Engineers with prior System Verilog UVM experience to work with our major clients worldwide. Opportunities span from projects in AI and Machine Learning, processor fabric subsystems, SOC/ASIC products for vision processing, aerospace FPGAs, medical electronics, RISC-V based SoC, ARM based peripherals, and mixed signal DSPs. Successful candidates for this role will support verification of advanced CPU/GPU based SOCs.
Whether you are an experienced veteran looking for new challenges, or a talented engineer seeking to broaden your experience, we can offer exciting options for your career.
RESPONSIBILITIES:
- Verify complex design blocks using equally complex SV/UVM verification environments
- Develop and execute pre-silicon verification test plans
- Develop directed and random verification tests to validate block and IP functionality
- Develop verification components and tools
- Develop verification functional coverage using industry standard coverage analysis tools/methods
- Debug regression fails
- Replicate functional issues found in external environments or post-silicon; review/enhance tests to verify bug fixes
REQUIRED SKILLS AND EXPERIENCE:
- 3 or more years of proven verification experience in a hardware development setting
- Strong background in System Verilog and UVM verification methodologies
- Strong debug skills and experience with debug tools such as DVE/Verdi
- Proficiency in Object Oriented programming, computer architecture and data structures
- Strong analytical/problem solving skills and pronounced attention to details
- Strong interpersonal and communication skills
- Must be comfortable working across geographies
DESIRED SKILLS:
- Experience architecting/developing verification environments and infrastructure, including scripting using Perl, Ruby, Make, or similar
- Experience in other related domains such as formal verification, RTL design, or software development
EDUCATION:
Bachelor or Master's in Electrical Engineering, Computer Engineering, or Computer Science