Design Verification Engineer

SambaNova is a leader in next-generation AI infrastructure, delivering a full-stack inference platform for customers worldwide. At the core of SambaNova's technology is the RDU (Reconfigurable Dataflow Unit) — a chip built on a dataflow architecture rather than the traditional GPU model. Its decode performance is especially strong for agentic workloads like multi-turn agents, code generation, and long-running applications. RDUs are packaged into SambaRack, rack-scale hardware that lets customers deploy state-of-the-art models with better performance, greater energy efficiency, and faster time to value.

About the team

The Design Verification team works on the RDU, SambaNova's chip for machine learning and AI workloads. This group focuses on chip-level control and initialization: sequencing, state transitions, clocking, and recovery across multiple subsystems on the chip. You'll build SystemVerilog and UVM verification environments alongside architects, RTL designers, and firmware engineers, and take ownership of verification plans from first draft through closure. The team works closely with the broader verification organization, so debugging and root-causing issues often means coordinating across groups rather than working in isolation.

About the role

SambaNova Systems is looking for a talented and motivated Design Verification Engineer, DFT to help us build state of the art RDU chips for machine learning and artificial intelligence.

Responsibilities

• Develop and execute comprehensive verification plans for complex chip-level control and initialization features

• Develop SystemVerilog/UVM based verification environments, test sequences, checkers, assertions, and functional coverage

• Verify complex sequencing, dependencies, state transitions, and recovery scenarios across multiple chip subsystems

• Develop directed and constrained-random tests to identify architectural and implementation corner cases

• Closely work with architects, RTL designers, firmware, and other verification teams to understand design intent and drive verification closure

• Debug simulation and regression failures and work with design teams to root-cause and resolve issues

• Analyze regression failures, functional and code coverage and drive verification to closure

Required Qualifications

• B.S. in Computer Science, Computer Engineering, or related field

• 5+ years relevant industry experience

• Strong understanding of digital design, SoC architecture, and verification methodologies

• Strong proficiency in SystemVerilog and UVM is required

• Experience with constrained-random verification, functional coverage, and assertion-based verification