Omni Design Technologies
Digital Design Lead/Manager
- Compensation
- Not disclosed
- Location
- Hyderabad
- Work setup
- Hybrid
- Seniority
- Lead
- Employment
- Not specified
- Experience
- 3+ years
- Category
- Design
- Posted
Skills
Must have
- BSEE Required, MSEE Preferred
- Proven track record of success in high-performance/high-volume semiconductor industry
- SoC, embedded CPU and bus architectures, networking, and control interfaces
- Communications / DSP algorithms and power / area efficient implementations
- Digital IC design, design for low power and high speed, design for test (DFT)
- System modeling, RTL coding, Lint / CDC checking, simulation, synthesis, power analysis, timing analysis in Cadence / Synopsys design environments
- Directed and constrained random verification, UVM methodology
- Embedded systems FPGA emulation, lab debug and chip validation
- Project planning and execution, and performing design tradeoffs to achieve performance, power, die size, and schedule targets
- Self-motivated, excellent communication skills, and ability to excel and to provide leadership in a fast-paced environment
- Senior Management experience preferred
- Work with architecture, physical design, and design teams to lead the implementation of the digital architecture.
- Develop and refine specification of the micro-architecture for the digital architecture.
- Is in tune with industry trends and contributes to consistent roadmap decisions.
Full description
Omni Design is working on exciting solutions and chips for next generation automotive and space applications and looking for talented and capable engineers.
The Manager of digital and mixed-signal engineering will be responsible for development of mixed-signal SOC being developed at ODT and build the digital engineering team and will work Analog/RF engineering, FW engineering, verification, Systems Validation team, Operations, SOC Architects, and report to the Director of ASIC Engineering.
Roles and Responsibilities
- Manage digital team, hire, and retain best talent
- Lead SOC integration design team to develop and productize next generation mixed-signal RF/communication SOCs
- Work with cross-functional project teams to define product specifications, system architecture, HW/SW partitioning, and execution plan
- Implement best SoC development practices and improve design methodology to maximize efficiency and predictability
- Deliver chip architecture, design, integration, programming model, verification, and manage hand-off to backend
- Support Silicon and System Validation, support system integration, and production testing
- Drive innovation and provides leadership to the organization to ensure world-class system solutions and flawless execution
Qualifications
- BSEE Required, MSEE Preferred
- Proven track record of success in high-performance/high-volume semiconductor industry
- SoC, embedded CPU and bus architectures, networking, and control interfaces
- Communications / DSP algorithms and power / area efficient implementations
- Digital IC design, design for low power and high speed, design for test (DFT)
- System modeling, RTL coding, Lint / CDC checking, simulation, synthesis, power analysis, timing analysis in Cadence / Synopsys design environments
- Directed and constrained random verification, UVM methodology
- Embedded systems FPGA emulation, lab debug and chip validation
- Project planning and execution, and performing design tradeoffs to achieve performance, power, die size, and schedule targets
- Self-motivated, excellent communication skills, and ability to excel and to provide leadership in a fast-paced environment
- Senior Management experience preferred
- Work with architecture, physical design, and design teams to lead the implementation of the digital architecture.
- Develop and refine specification of the micro-architecture for the digital architecture.
- Is in tune with industry trends and contributes to consistent roadmap decisions.
Experience
- 10+ years of experience in the area of RTL design and verification of silicon
- At Least 3+ years experience in leading low-power mixed-Signal SOC design