Skills

Full description

Architecture design and RTL implementation of SOC platform
Responsible for integration of IPs/submodules at RTL level, composing the top-level design of SoC (System-on-Chip) or subsystems.
Connect RTL modules from different sources or platforms per design specifications, ensuring proper interface compatibility and functional correctness.
Develop and maintain top-level integration modules, configuration scripts, and testbench connections.
Perform functional simulation, static timing analysis (STA), Lint, CDC checks, and debug for the integrated RTL design.
Collaborate closely with hardware, software, verification, and backend design teams to ensure smooth integration and on-time product delivery.
Prepare design documentation and support design hand-off tasks.

#LI-LL1

Proficiency in hardware description languages such as Verilog.
Experience in RTL design, integration, or SoC top-level construction is preferred.
Solid understanding of digital circuits and SoC architecture.
Familiar with EDA tools (simulation, synthesis, Lint, STA).
Strong teamwork and communication skills; proactive working attitude.

Preferred Qualifications: