Senior Design Verification Engineer
Senior Design Verification Engineer on Capgemini Engineering's expanding Ukraine VLSI team: owns IP/SoC verification from RTL through emulation, defines and improves DV methodology, and builds UVM-based testbenches. Core stack is SystemVerilog, UVM/OVM, protocol knowledge (AHB/AXI, PCIe, USB, DDR) and Perl/TCL/Python scripting.
- Compensation
- Not disclosed
- Location
- Kyiv, UA
- Work setup
- Not specified
- Seniority
- Senior
- Employment
- Not specified
- Experience
- Not specified
- Category
- Design
- Posted
Skills
Must have
- Sound knowledge of SystemVerilog and good experience in Constrained Random and Coverage Driven Verification with UVM/OVM
- Experience creating UVC components or sequences
- Basic knowledge on at least two of: AHB/AXI, PCIe/CXL, USB, DDR, Serial protocols, Processor Verification
- Expertise in one protocol (must for Senior and above)
- Comfortable updating existing verification environment for feature updates
- EDA simulation/debugging tools agnostic
- Good knowledge of Perl/TCL/Python scripting
- Domain expertise on one of: CPU processor/server, multimedia, automotive, Ethernet, Mobile (for senior and above)
Nice to have
- Bring-up/Architect UVM-based testbench from scratch
Full description
At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days are the same.
Job Description
Presently we expand our Ukraine VLSI team. You'd be able to work on projects in one team with Ukrainian engineers.
Our Senior stuff is open for knowledge sharing on a daily basis.
Your role:
- Own verification of IP’s and SoC’s in prototype and SoC design environment;
- Establish functional and performance benchmarks;
- Lead the definition, execution, and continuous improvement of a robust design verification (DV) methodology and tools flow across different verification platforms;
- IP and SoC design verification (DV), from the RTL level to emulation, resulting in fully functional and performant IP’s/SoC’s.
Your profile:
- Sound knowledge of SystemVerilog, and good experience in Constrained Random and Coverage Driven Verification with UVM/OVM
- Experience in creating any UVC components or sequences is a must
- Basic knowledge on at least two of these: AHB/AXI, PCIe/CXL, USB, DDR, Serial protocols, Processor Verification etc. Expertise in one protocol is a must for Senior and above.
- Should be comfortable in updating the existing verification environment for feature updates. (Bring-up/Architect UVM based Test bench from Scratch is a strong plus)
- EDA simulation/debugging tools agnostic.
- Good knowledge of Perl/TCL/Python scripting.
- Domain expertise on any one of these for senior and above: CPU processor/server, multimedia, automotive, Ethernet, Mobile
Our offer:
- Competitive Salary & Benefits;
- Knowledge and support from more experienced engineers;
- Respect for your private life and your choices;
- All tools required for high performance in your field;
- Responsible approach, long term commitments, and stability;
What you will have working here
##
- We care about all our employees and want them to feel as comfortable as possible. That's why we offer health insurance from the first days, regardless of the probationary period.
- The Gift from the Company - Christmas holidays from December 25 to December 31.
- Cooperation with Superhumans center and Veteran HUB. Capgemini Engineering has supported the launch of psychological rehabilitation department of Superhumans. Our team also donated over UAH 500 000 prosthetics for three Ukrainian defenders. Currently, we support psychological counseling provided by the Veteran Hub, and we have implemented an internal policy making the company friendly to military and veterans with the assistance of the Hub.